We study the complexity of computing Boolean functions using AND, OR and NOT gates. We show that a circuit of depth d with S gates can be made to output a constant by setting O(S1 'e(d) ) (where e(d) = 4-d) of its input values. This implies a superlinear size lower bound for a large class of functions.
Using this, we obtain a function computable by a uniform family of constant depth polynomial size circuits that cannot be computed by constant depth circuits of linear size. We give circuit constructions that show that the bound O(S1 "(d)) is near optimal. We also study the complexity of computing threshold functions.
The function T; has the value 1 iff at least r of its inputs have the value 1. We show that a circuit computing T; has at least fl(r2 (log ra)/ log r) gates, for r < nl 13, improving previous bounds.
We also show a trade-off between the number of gates and the number of wires in a threshold circuit, namely, a circuit with G (< n/2) gates and W wires computing T: satisfies W .> C2(rzr(log ra)/(log(G/ log n))), showing that it is not possible to simultaneously optimize the number of gates and wires in a threshold circuit. Our bounds for threshold functions are based on a combinatorial lemma of independent interest. Permission to make dQital/hard copies of all or patt of tiia material for personal or classroom use is granted without f% provided that the copies are not made or dhtributed for profit or commercial advantage, the copyright notice, the title of the publication and ita date appear, and notice ia given that copyright is by permission of the ACM, Inc. To copy etherwiae, to republish, to post on servers or to Aktributa to Ma, raquims specific permission andlor fee. 
Thus, a linear size l/4-approximate selector circuit has depth @(log log n). The threshold function T: assumes the value 1 iff at least r of its input bits have value 1. It follows from the lower bounds in [16] , that if r = (log n) W(*J, then TV is not in AC".
It was shown by Denenberg et al. that for r = (log n)k for constant k, T: is in ACO [11] . Subsequently, constructions using fewer gates were given and finally it was shown that for these values of r, T: is in LCO [20, 17] . In [17] , circuits of depth d for T; are constructed using 2°(r1'd ) log n gates. The lower bound in [16] implies that a depth d circuit for T: requires 2Q("") gates.
For unbounded depth circuits, [17] showed that a circuit for T? requires r gates. For small values of r, there is a large gap between the upper and lower bounds, in particular, the lower bounds do not even depend on n. We show that any circuit 'computing T?, for 2 s r < n]/:), must have f2(r2 (log n)/ log r) gates. The lower bound holds for circuits without any restriction on depth, and fors mall values of r, considerably improves the previous bounds, both for bounded and unbounded depth circuits. While the number of gates has been extensively studied as a resource in circuit complexity, much less attention has been given to wires [7] . There is often a trade-off between gates and wires.
T; can be computed by a circuit with O(n) gates and wires. On the other hand, for small values of r, the optimal number of gates is much less. The constructions in [17] and [20] use fewer gates (o(n)) but more wires (O(n(r log n)2) and 0(rar4 log n) wires respectively). For constant r, the results of Friedman imply T: circuits with O(log n) gates and O(n log n) wires [13] . In particular, is it possible to simultaneously optimize the number of gates and the number of wires?
We give a partial answer to this question, by showing that a circuit with G (< n/2) gates and W wires computing T;, for 2 s r~ral 13 satisfies W z Q(nr in n/ ln(G/in n)) Thus, it is not possible to simultaneously achieve a sublinear number of gates and a linear number of wires, when r is not constant. In particular, this gives tight bounds on complexity of constant threshold functions,
Our lower bounds for threshold functions are based on a combinatorial lemma of independent interest, A family of sets is k-cover-free if no set is contained in the union of k others.
Suppose we are given a k-cover-free system of n subsets, of a set X.
What is the minimum possible cardinalit y of X?
Erd6s, Franld and Fiire& [12] showed that IX I~fl(k log n). We improve this bound and show that 1X1 > Q(k2 log ra/log k).
Definitions
The model of computation we consider is unbounded fan-in and fan-out circuits with AND, OR and NOT gates. A circuit is modelled by a DAG in which each vertex of indegree greater than O is labelled by one of AND, OR, NOT. We refer to the vertices as gates and the edges as wires. There are n vertices, xl, . . . . x~, of indegree O, called input gates, which correspond to the input variables, and one vertex of outdegree O, called the output gate. The level of a gate, g, is the length of the longest path from an input gate to g.
By jizing or setting an input variable, we mean assigning it a vrdue in {O, 1}. A partial input is an input in which some of the input variables are fixed. Given a partial input, by admissible inputs, we mean the set of inputs consistent with the partial input (i.e. those inputs which agree with the partial input on its fixed variables). We say a gate or a wire in the circuit is fixed by a partial input if, over all admissible inputs, the gate output or the value carried by the wire has the same value. A gate or wire that is not fixed is called tree, as is an input variable whose value is not set.
We define the notions of indegree and outdegree of gates in the context of a partial input. Given a partial input, the indegree of a gate g is O if it is fixed by th partial input; otherwise it is the number of free gates feeding into g. The outdegree of a gate g is O if it is fixed by the partial input; otherwise, it is the number of free gates that g feeds into. Say an input variable influences a gate, g, if there is a path from the input gate tog passing through only free gates and wires. It is not hard to see that whenever all the inputs that influence a gate are fixed, the gate is also fixed. Define J(g) to be the set of variables that influence gate g. (Note that influence and J(g) are defined with respect to a partial input. )
We say a function has robustness r if it is not possible to fix less than or equal to r of its input bits and fix the value of the function.
An equivalent definition considers the function,~, as giving a 2-colouring of the vertices of the boolean cube {O, l}n, i.e. for z E {O, l}n, the colour of the vertex r is~(z). If the largest monochromatic sub cube has dimension d, then the robustness of the fi.mction is n -d.
3
Small size, small depth circuits
In this section, we obtain a bound on the number of inputs that need to be fixed in order to make a circuit output a constant value. In the course of our proof, we will fix input variables so that for the resulting partial input the indegree and outdegree of gates are small. If with respect to a partial input U, the circuit C satisfies conditions (a) and (b) above, then we say that Clc is (d, M)-regular.
(Cl o is the circuit obtained by applying the partial input to C.) Suppose C is a circuit of depth k. Let the size of C be S (including the input gates). We wish to obtain a partial input a so that Cl o is (d, M)-regular.
To do this, we set some input variables carefully so that gates with high indegree or out degree are eliminated.
The method for setting the input variables is described in the procedures below. Let d > 2, Manddo, all,... be as in Definition 3.1.
Fixlndegree(i) Repeat as long as there is a free gate g in level z' with indegree more than di. Since g is free, there must be a free gate g' at some lower level that feeds into g. Fix g' so that g is fixed.
That is if g is an OR then fix g' at 1 and if g is an AND then fix g' is at O. For this, we need to set at most 6(g') input variables.
FixOutdegree(i)
Repeat as long as there is a free gate g in level i with outdegree(g) > M J(g). If at least half the gates that g feeds into are ORS then fix g at value 1 by suitably setting the J(g) input variables that influence g; otherwise, fix g at value O by setting the J(g) input variables suitably.
Note that the number of gates fixed in this step is at least M/2 times the number of input variables set.
To obtain the required partial input, we start with the partial input with no input variables set, and refine it successively by applying the operations Fixl ndegree and FixOutdegree in the order FixOutdegree(0),
Fixlndegree (2) -1) . This ensures that the indegrees of all gates at levels j less than i are at most dj. Thus J(h) < dldz . . . d;-1, for gates at h at levels less than i. It follows that the number of input variables set while fixing any gate at level i is at most dl d2 . . . di-l.
Since, Fixlndegree(i] is invoked after FixOutdegree(0), .,., FixOutdegree(i -1), the outdegree of any gate in levels j less than i is at most M. (dldz . . . di-l ). Since there are at most S gates in these levels, the number 'of gates in level i with degree more than di is at most SM(dl dz . . . d~-1 )/di.
Thus, the number of variables set during
Summing over all levels i, we get that the total number of input variables set is at most
Using the conditions dl >2 and di+l = d~, itcan be verified that (dl d2 . . . di-1)2/di < l/(2'-1d); thus the sum above is bounded by
We can now prove the main result of this section. In our construction, we use the approximate bit addition circuits from Lemma 4.1 with inputs al,3, ., ., a~,j to produce a log m bit number R3, for each j, such that We then compute by packing the appropriate values into single words. Because of the bounds on R3 in terms of Sj, it follows that B~(1 + l/(log m)2)~C'i~B~(l -l/(log m)2). summing up these inequalities for each j yields Lemma 4.2 We can construct polynomial size (in m), constant depth circuits to compute the l/(log m)2-approximate sum of m numbers of q bits each, q < m.
Let the circuits in the previous lemma have depth d and size ml+.' for some constant c~1. Write f(m, i,~(m, ')) 'or the size of the smallest circuit of depth id that computes the e(m, i)-approximat e sum of m numbers. Ghen such circuits of depth id, we can construct circuits of depth (i + l)d as follows: Divide the input numbers into a groups, each of m/a numbers.
Compute the approximate sums of each of the groups using circuits of depth id. Compute the approximate sum of the sums computed using the circuit of the previous lemma.
Then, we have
By choosing a such that a(rn/a)] 'c/i = al 'C, we can show, by' induction, that f (m, i, e(m, i)) < ml "'i, whenever m 2 2=. If m < 2', then using an exponential size, constant depth exact addition circuit gives $(m, i, O)~22"+'. Since the first phase computes c(m/a, i)-approximate sums and the second phase l/(log m)2-ap~roximate sums, we have
from which e(rn, i) s 3;/(log m)2 can be proved by induction. Thus,~(rn, c, 3c/(log m)2)~22'+' mz. Note that the circuit has depth cd, a constant. Write g(m, i, c$(rn, i)) for the size of the smallest circuit of depth icd computing a 6(m, i)-approximat e sum. Then we have g(m, 1, 3c/(log rn)z)~. 22=+' rn2. Call this the basic circuit. We construct circtnts of depth (i + l)cd, given circuits of depth icd as before, except that we now choose the size of each group to be & and use the basic circuit to compute the sums of the group sums. The recurrence relation for the sizes is
By induction, one can show that g(m, i)~2
As before, it can be shown that J(m, i)~3i+c/(log m)2, which 1s at most 1/4 whenever i s log log m with m sufficiently large.
Given n bits and a depth k, we can compute, in k stages, the sums of disjoint groups of bits of size 2 k, by using pairwise addition.
A circuit for pairwise addition with constant depth and a linear number of gates is given in [6] . Then we can use the circuit of depth kcd described above with m = n/2k, to compute the approximate sum of the bits. The discussion above gives us the following Theorem 4.1 For any k~log log n, we can construct a l/4-approximate selector of depth O(k) with 0(nl+112k-' ) gates. Thus selecting k = log log n yields a circuit with O(n) gates and O(log log n) depth.
5
k-cover-free systems
In thk section, we prove bounds on the size of certain set systems. The bounds we prove will be used in proving lower bounds for threshold circuits. (1)
In our application, we will be given a k-cover-free family F of cardinality n and will need a lower bound on m = IU~.r IV 'The =-d inw~ty in O) givesm = Wk~n).
We improve this bound and show that m = Q(k2 in n/ in k).
In other words, we strengthen the second inequality in (1) to~k(m) = exp(o(m lnk/k2)). Assume that k is a large number and n~k3. We say that F is an (n, k)-family if IX! z n and F is k-cover-free. Let m(~) = I UFCY F1.
Lemma 5.1 Let F be a (n, r)-famdy such that m(7) < 2n/3.
Then there is a set in F of size at least rlnn 201n(m(%)/in n)"
Proof.
Since m(~)~2n/3, at most 2n/3 sets have a private element (an element not in any other set in the family). Then, every othel sets in % has at least r + 1 elements. Let Z' be the family of these at least n/3 sets that do not have any private element (with respect ot 3). Then Y' is a (n/3, r)-family, where each set has at least r + 1 elements. For each set F E%' there is a subset SF of size [[ F1/rl that is not included in any other set in the family F (for otherwise we could cover F by writing it as a union of r such sets). Then, the family of sets S = {SF : F E 7'} is an (n/3, 1)-family.
Let t be the size of the largest set in We shall show that this quantity is less than 0.9 la n (we assume n is large).
That would contradict the left hand side of (2). Note that m > log n~1.442 in n, because the universe must be big enough to accommodate n sets. It can t,e verified that each Xi is an (n -k/2, k/2)-family. Hence, by Lemma 5.1 (we may assume that m(~i) < kz In n),
The theorem follows from this. B This implies that the family of sets formed by the gates connected to each input is a k-cover-free system. The following lemma is folklore, and easy to prove. The proof is omitted from this abstract.
Lemma 6.1 Any circuit C, may be converted into a circuit G", in which the negations are connected to only input gates. The number of gates in C' is at most twice the number of gates in C.
Theorem 6.1 A circuit computing T;, with k~n113 has Q(k2(ln n)/ In k) gates.
Proof
By Lemma 6.1, we may assume that all the negations in the circuit are connected to the input gates. Let g be the number of gates in the circuit.
If any AND (respectively, OR) gate is connected to a non-negated (respectively, negated) input gate, then set this input to O. This ensures that this gate outputs a constant value, and we may delete it from the circuit.
Repeat this until no remaining AND gates is connected to a non-negated input and no remaining OR gate is comected to a non-negated input. The number of inputs whose values have been set is at most g, since each time an input is set to a fixed value, a gate is deleted from the circuit.
If g~n/2 then the theorem holds.
Otherwise, set an additional n/2 -g inputa to O.
The circuit now computes T~'2 and satisfies the conditions above.
Let xl, . . ..z~. m = n/2, be the inputs to the circwt and let S; be the set of gates that input xi is connected to, either directly, or through one negation. Suppose there is a set SI that is contained in the union of SZ, . . . . sk. Then set inputs xz, . . . , Zh to 1. Now, & the gates in the union of S2,..., sk output a constant, because all the AND gates are connected to only negated inputs and all the OR gates to only non-negated inputs. Thus, the gates in S1 all output a constant, therefore the output of the circuit is independent of the value of Z1. However, the circuit must compute Tim-k+ 1, and hence should depend on the values of all inputs except az, . . . . Z&, which is a contradiction.
Hence, the collection of sets S1,.. ., S~satisfies the condition that no set is contained in the union of k -1 other sets. Applying Theorem 5.1 now yields the desired result. m Theorem 6.2 If a circuit with W wires and G (< n/2) gates computes T~, then w> nklnn 100 ln(G/ in n) Proof.
As in the previous theorem, we may assume that there are m = n/2 input variables XI , . . . . Xm, such that xi is connected to the set of gates S; and that the sets Si form a k -l-cover-free system. Since the number of wires in the circuit is at least the sum. The bounds of [16] yield a lower bound of 2k"d for T: and we prove a lower bound of (kz / log k) log n. It would be nice to combine the two bounds and prove a lower bound of Sk "d log n.
